

UNITED STATES PATENT APPLICATION

For

**FERROELECTRIC POLYMER MEMORY WITH
A THICK INTERFACE LAYER**

Inventors:

Mark R. Richards

Daniel C. Diana

Hitesh Windlass

Wayne K. Ford

Ebrahim Andideh

Prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CALIFORNIA 90025-1026
(408) 720-8300

Attorney Docket No.: 42P17287

"Express Mail" mailing label number: EV 336 583 814 US

Date of Deposit: September 30, 2003

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to MS: Patent Application, Commissioner for Patents, P. O. Box 1450, Alexandria, Virginia 22313-1450.

Dianne Neathery

(Typed or printed name of person mailing paper or fee)

Dianne Neathery
(Signature of person mailing paper or fee)

9-30-03

(Date signed)

FERROELECTRIC POLYMER MEMORY WITH A THICK INTERFACE LAYER

BACKGROUND OF THE INVENTION

1). Field of the Invention

[0001] This invention relates to an electronic assembly and a method of constructing an electronic assembly.

2). Discussion of Related Art

[0002] Ferroelectric polymer memory chips, like other integrated circuits, are formed on semiconductor wafers. An insulating layer is typically formed on the wafer first. A lower set of electrodes is formed on the insulating layer over which a polymeric layer is then deposited.

[0003] After the polymer is cured and/or annealed, a series of topographic formations, or a "roughness," manifests on the surface of the polymeric layer. These formations can be on the order of the thickness of the substrate and can include valleys, which extend to the lower electrodes and/or insulating layer below.

[0004] An upper set of electrodes is then formed on the polymeric layer. The conductive materials, typically metals, used in the upper electrodes are highly reactive with the polymer. If these materials make contact, a chemical reaction may begin which leads to the failure of the device. Typically, an interface layer is formed between the upper electrodes and the polymeric

layer to prevent such contact from taking place. However, such interface layers are typically only approximately 50 angstroms thick, and due to the severity of the topography of the polymeric layer, the interface layer is often not thick enough to protect the polymer from reacting with the metals of the upper electrodes.

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] The invention is described by way of example with reference to the accompanying drawings, wherein:

[0006] Figure 1 is a perspective view of a memory array including a substrate, an insulating layer, lower metal lines, a polymer layer, and upper metal lines;

[0007] Figure 2 is a perspective view of the substrate;

[0008] Figure 3 is a perspective view of the substrate with the insulating layer formed thereon;

[0009] Figure 4a is a perspective view of the substrate with a first metal stack formed on the insulating layer;

[0010] Figure 4b is a cross-sectional side view of a portion of the first metal stack;

[0011] Figure 5 is a perspective view of the substrate after the first metal stack has been etched leaving behind the lower metal lines;

[0012] Figure 6a is a perspective view of the substrate after the polymer layer has been formed over the insulating layer and the lower metal lines;

[0013] Figure 6b is a side view of an upper surface of the polymer layer on Detail A in Figure 6a;

[0014] Figure 7a is a perspective view of the substrate with an upper metal stack formed on the polymer layer;

[0015] Figure 7b is a cross-sectional side view of a portion of the upper metal stack;

[0016] Figure 8 is a perspective view of the substrate after the upper metal stack has been etched leaving behind the upper metal lines;

[0017] Figure 9 is a cross-sectional side view on 9-9 in Figure 8 of the memory array including two memory cells; and

[0018] Figure 10 is a cross-sectional side view of one of the memory cells.

DETAILED DESCRIPTION OF THE INVENTION

[0019] Figure 1 to Figure 8 illustrate a memory array and a method of constructing a memory array. An insulating layer is formed on a semiconductor substrate. A first metal stack is then formed on the insulating layer. The first metal stack is etched to form first metal lines. A polymeric layer is formed over the first metal lines and the insulating layer. The polymeric layer has a surface with a plurality of roughness formations. A second metal stack is formed on the polymeric layer with an interface layer, which is thicker than the heights of the roughness formations. Then the second metal stack is etched to form second metal lines. Memory cells are formed wherever a second metal line extends over a first metal line. Because of the thickness of the interface layer, the polymeric layer is completely separated from rest of the second metal stack.

[0020] Figure 1 illustrates a ferroelectric polymer memory array 20. The memory array 20 may include a substrate 22, an insulating layer 24, lower metal lines 26, a polymer layer 28, and upper metal lines 30.

[0021] Figures 2-8 illustrate a process of making the memory array 20.

[0022] Figure 2 illustrates the substrate 22. The substrate 22 may be made of semiconductor material such as silicon and have a thickness 32 of, for example, approximately 1000 microns. Although as shown the substrate 22 appears to be rectangular, it should be understood that the substrate 22 may be only a portion of a circular silicon wafer, which typically has a diameter of 200 or 300 millimeters. Although not illustrated, the wafer 32 may have a

multitude of CMOS circuitry, or other such microelectronic components, formed therein.

[0023] It should be noted that Figure 1 to Figure 8 are merely illustrative and are not drawn to scale.

[0024] Next, as illustrated in Figure 3, the insulating, or thermal, layer 24 may be formed on the substrate 22. The insulating layer 24 may be made of an insulating, or dielectric material, such as silicon oxide or other thermal oxide, and may have a thickness 34 of, for example, between 500 and 5000 angstroms. The insulating layer 24 may be formed by a deposition process such as chemical vapor deposition (CVD) or thermal growth in a diffusion furnace.

[0025] As illustrated in Figures 4a and 4b, a lower metal stack 36 may then be formed on the insulating layer 24. The lower metal stack 36 may have a thickness 38 of between 500 and 1000 angstroms, and as shown in Figure 4b, may include an aluminum layer 40, a titanium layer 42, and a titanium nitride layer 44. The aluminum layer 40 may be sputtered onto the insulating layer 24 and may have a thickness 46, for example, of between 200 and 600 angstroms. The titanium layer 42 may then be sputtered onto the aluminum layer 40 and may have a thickness 48 of, for example, between 100 and 140 angstroms. Next, titanium nitride layer 44 may be sputtered onto the titanium layer 42 and may have a thickness 50 of, for example, between 50 and 100 angstroms.

[0026] The lower metal stack 36 may then undergo a conventional

photolithography, such as masking a layer of photoresist on an upper surface thereof and exposing the layer, and etch process, leaving behind the lower metal lines 26 as illustrated in Figure 5. The lower metal lines 26 may have a width 52 of, for example, between 0.15 and 1 micron and extend in a first direction 54. The lower metal lines 26 may lie on a central portion of the thermal layer 24 and may be separated by a distance 56 of, for example, between 0.15 and 1 micron.

[0027] As illustrated in Figure 6, the polymeric layer 28 may then be deposited on the thermal layer 24 and over the lower metal lines 26. The polymeric layer 28 may be made of a copolymer, such as Vinylethane Fluoride (VDF) and Trifluoroethylene (TFE) and have a maximum thickness 58, for example, over the thermal layer 24 of between 600 and 5000 angstroms. The polymer may be mixed with a solvent in which the polymer is considerably soluble, such as diethylcarbonate, and deposited onto the wafer via spin casting. As the wafer spins, excess material may be removed to leave the thickness 58 of the polymeric layer 28 substantially uniform. Further heating of the wafer will evaporate the remaining solvent and leave behind cured and crystallized polymer.

[0028] Figure 6b illustrates Detail A in Figure 6a and shows an upper surface of the polymeric layer 28. The upper surface of the polymeric layer 28 may not completely smooth but may be covered with a series of topographic, or roughness, formations 60. The formations 60 are a series of raised and recessed areas and may have features with heights 62 typically of about 150

angstroms. However, the heights 62 can reach up to 600 angstroms.

Although not illustrated, the formations 60 in the polymeric layer 28 may be gaps, which extend to the thermal layer 24 or the lower metal lines 26 below.

[0029] Next, as illustrated in Figure 7a, an upper metal stack 64 may be formed on the polymeric layer 28. The upper metal stack 64 may have a thickness 66 of, for example, between 600 and 1000 angstroms, and as illustrated in Figure 7b, may include, in a preferred embodiment, a titanium oxide layer 68, a titanium layer 70, and an aluminum layer 72. The titanium oxide layer 68, or interface layer, may be formed directly on the polymeric layer 28 by a deposition process, such as atomic layer deposition (ALD), to a thickness 74 of at least 150 angstroms. Then the titanium layer 70 may be formed on the titanium oxide layer 68 by ALD to a thickness 76 of between 30 and 70 angstroms, and the aluminum layer 72 is then formed on the titanium layer 70 by ALD to a thickness 78 of between 200 and 600 angstroms. The titanium oxide layer 68 may be formed such that its thickness 74 is greater than the heights 62 of the topographic formations 60. Because the thickness 74 of the titanium oxide layer 68 is greater than the heights 62 of the formations 60, the other layers of the upper metal stack 64 are completely separated from the polymeric layer 28.

[0030] Other methods may be used to form the various layers of the memory array 20 such as thermal evaporation, plating, chemical vapor deposition (CVD), and ion beam sputtering. However, because of the heat generated, sputtering does not work well for forming the upper metal stack 64.

Furthermore, other materials may be used in the various layers such as tantalum nitride and tantalum.

[0031] The upper metal stack 64 may then undergo a conventional photolithography and etch process leaving behind the upper metal lines 30 as illustrated in Figure 8. The upper metal lines 30 may have a width 80 of, for example, between 0.15 and 1 micron and extend in a second direction 82, which is perpendicular to the first direction 54. The upper metal lines 30 may lie on a central portion of the upper surface of the polymeric layer 28 and may be separated by a distance 84 of, for example, between 0.15 and 1 micron. Figure 8 illustrates the completed ferroelectric polymer memory array 20, which contains four memory cells 86.

[0032] Figure 9 illustrates two memory cells 86 of the memory array 20. Each upper metal line 30 may cross over both lower metal lines 26. Each memory cell 86 may be formed by sections, or portions, of the upper 30 and the lower 26 metal lines, which directly oppose each other with a section of the polymeric layer 28 lying between.

[0033] Figure 10 illustrates one of the memory cells 86. The memory cells 86 include a section of a lower metal line 26, a section of the polymeric layer 28 and a section of an upper metal line 30. The sections of the lower metal lines 26 include the aluminum 40, titanium 42, and titanium nitrate 44 layers that were formed in the lower metal stack 36. The sections of the upper metal lines 30 include the different layers of titanium oxide 68, titanium 70, and aluminum 72 that were formed in the upper metal stack 64. Although not

shown in detail, the titanium oxide layer 68 acts as an interface and completely separates the titanium layer 70 from the polymeric layer 28.

[0034] Although the embodiment shown contains only two layers of metal lines and one layer of polymer, it should be understood that the number of levels of the memory array may be increased to “stack” memory cells on top of one another. Although not shown, when the memory arrays on the wafer are complete, the wafer is sawed into individual microelectronic die, which are packaged on package substrates and eventually attached to circuit boards. The circuit boards are typically placed in electronic devices such as computers.

[0035] As shown schematically in Figure 10, the aluminum layer 40 of the lower metal line 26 may be a lower conductive electrode and connected to a first electric terminal 88. The aluminum layer 72 of the upper metal lines 30 may be an upper conductive electrode and connected to a second electric terminal 90.

[0036] In use, a first voltage may be applied across the first 88 and second 90 electric terminals. The first voltage may cause the dipoles contained in the polymer to align themselves in a particular orientation. After the first voltage is released from the first 88 and second 90 electric terminals, the polymer retains the orientation of the dipoles therein, and thus the polymer located between the lower 26 and upper 30 metal lines maintains a charge. A second voltage, of an opposite polarity, may be applied across the first 88 and second 90 electric terminals to reverse the orientation, and therefore the charge, of the

dipoles within the polymer. The presence or absence of a particular charge in one of the cells 86 may be used to store either a 0 or a 1 of a memory bit. Other electric signals may be sent through the first 88 and second 90 electric terminals to detect the charge of the polymer and thus read the memory of the bit of information.

[0037] One advantage is that the interface layer, because of its thickness, provides a complete separation between the polymeric layer and the electrodes. Thus, the polymeric layer and the electrodes do not make contact and no chemical reaction between the two takes place. Therefore, the reliability and longevity of the memory array are improved. Another advantage is that the charge retention performance of the memory array is improved.

[0038] While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative and not restrictive of the current invention, and that this invention is not restricted to the specific constructions and arrangements shown and described since modifications may occur to those ordinarily skilled in the art.